Keyword Suggestions

Results
 
 
Account Login
 
 
 
 
 

Library Navigation

 
 

Browse Meetings

 
 
 
E1.04 - Fundamentals and Technology of Silicon Heterojunction Solar Cells 
Date/Time:
April 7, 2015   10:30am - 11:00am
 
Speaker:
 
Taxonomy
 
Share:
 

Although the price of solar panels has recently decreased considerably, the production cost of solar cells is still too high for the generated electricity to compete with bulk electricity prices. The Dutch STW program FLASH aims at reducing the production costs of photovoltaic (PV) modules by improving the solar cell conversion efficiency, reducing materials consumption and using abundant materials only, and by applying low-cost and low-temperature processing methods, which lowers the energy costs in manufacturing as well. We focus on silicon heterojunction (SHJ) solar cells, because they combine the high efficiency of crystalline silicon (c-Si) wafer technology with the high throughput, low-cost production technologies for amorphous silicon thin-film solar cells. Thin film technology provides excellent methods for surface passivation and junction formation at low processing temperatures. Surface passivation, a method to electronically de-activate defects at the interface, is crucial for reducing losses in SHJ solar cells and leads to very high efficiencies. At present the world record efficiency of 25.6% by Panasonic for SHJ cells is even higher and is obtained on larger area than that of wafer-based technologies using conventional diffusion processes for junction formation. SHJ devices have lower mechanical stress, which facilitates the use of thinner wafer material. This in turn facilitates a major contribution to cost reduction and improves the environmental profile of solar electricity significantly. We aim to further develop this by (i) smart defect engineering. In this approach new TCO�s deposited by Atomic Layer Deposition are implemented; and (ii) the development of new silicon heterojunction cell structures and their production technology.
 


 
 
Average Rating: (No Ratings)
  Was great, surpassed expectations, and I would recommend this
  Was good, met expectations, and I would recommend this
  Was okay, met most expectations
  Was okay but did not meet expectations
  Was bad and I would not recommend this
 



Submit
 
Group III-Sb Metamorphic Buffer on Si for p-Channel all-III-V CMOS: Electrical Properties, Growth and Surface Defects
Kinetics and Structure of Nickelide Contact Formation to InGaAs Fin Channels
Recent Progress in Understanding the Electrical Reliability of GaN High-Electron Mobility Transistors
The Effect of ALD Temperature on Border Traps in Al2O3 InGaAs Gate Stacks
Atomic Layer Deposition of Crystalline SrHfxTi1-xO3 Directly on Ge (001) for High-K Dielectric Applications