Keyword Suggestions

Account Login

Library Navigation


Browse Meetings

CC11.07 - Improvement of Reliability by Inserting Un-Doped Poly-Si to Bottom of Floating Gate for Sub-20nm NAND Flash Memory 
April 9, 2015   3:30pm - 3:45pm

NAND flash memory technology has been scaled down continuously for more productivity, but at the same time reliability properties have become worse due to increase in trap generation in tunnel oxide and inter-poly dielectrics as well as cell-to-cell interference and disturbance. For the reliability enhancement, n-type poly Si floating gate (FG) has been replaced with p-type poly-Si. By adopting p-type poly-Si FG, the virgin threshold voltage increases and charge loss of programed cells in NAND flash memory devices decreases. Because p-type poly-Si FG may increase charge gain of erased cells, however, cautious approach is needed. Also, diffusion of boron atoms in the p-type poly-Si FG into tunnel oxide (Tox) makes Tox quality worse, leading to degradation of reliability properties. To simultaneously reduce the virgin Vth of cells and boron diffusion into Tox, a thin layer of un-doped poly-Si is inserted at the bottom of p-type poly-Si FG. We profile boron concentration using secondary ion mass spectroscopy(SIMS) and achieve the decreased boron concentration in Tox. To evaluate the improvement on reliability properties, electrical characteristics such as time dependent dielectric breakdown(TDDB), stress-induced leakage current(SILC), random telegraph noise(RTN), endurance and data retention have also been measured. The results indicate that inserting un-doped poly-Si produces lower trap density in Tox and better reliability as compared to the conventional process.

Average Rating: (No Ratings)
  Was great, surpassed expectations, and I would recommend this
  Was good, met expectations, and I would recommend this
  Was okay, met most expectations
  Was okay but did not meet expectations
  Was bad and I would not recommend this

Group III-Sb Metamorphic Buffer on Si for p-Channel all-III-V CMOS: Electrical Properties, Growth and Surface Defects
Kinetics and Structure of Nickelide Contact Formation to InGaAs Fin Channels
Recent Progress in Understanding the Electrical Reliability of GaN High-Electron Mobility Transistors
The Effect of ALD Temperature on Border Traps in Al2O3 InGaAs Gate Stacks
Atomic Layer Deposition of Crystalline SrHfxTi1-xO3 Directly on Ge (001) for High-K Dielectric Applications